

#### **Green Flash**

#### High performance computing for real-time science

#### Project overview and management (WP 1 & 2)



Project #671662 funded by European Commission under program H2020-EU.1.2.2 coordinated in H2020-FETHPC-2014



### Adaptive optics

- Compensate in real-time the wavefront perturbations
- Using a wavefront sensor to measure them
- Using a deformable mirror to reshape the wavefront
- Commands to the mirror must be computed in real-time (1ms rate)





University

# Green European Extremely Large Telescope

39m diameter telescope : x5 in diameter
=> x25 in system complexity

Flash

- 100m dome, 2800 tones structure rotating @ 360°, seismic safe (Chile)
- 1.2 G€ project, first light foreseen in 2024
- Construction led by ESO (European Southern Observatory), international organization funded by 15 European countries
- Telescope components + science instruments built by European research labs + industrial partners









# Green AO RTC concept



MICROGATE

**SPJ** 







#### Green AO RTC concept : RT simulator













#### Green AO RTC concept : data pipeline











#### Green AO RTC concept : smart interconnect











# Green AO RTC concept : supervisor











#### Green AO RTC concept : SW & MW











# Introduction to Green Flash

- Program objectives: 3 research axes
  - 2 technological developments and 1 validation study
- Real-time HPC using accelerators and smart interconnects
  - Assess the determinism of accelerators performance
  - Develop a smart interconnect strategy to cope for strong data transfer bandwidth constraints
- Energy efficient platform based on FPGA for HPC
  - Prototype a main board, based on FPGA SoC and PCIe Gen3
  - Cluster such boards and assess performance in terms of energy efficiency and determinism
- AO RTC prototyping and performance assessment
  - Assemble a full functionality prototype for a scalable AO RTC targeting the MAORY system
  - Compare off-the-shelf solutions based on accelerators and new FPGA-based concept











### What this is about ... really

- Find the best trade-off for ELT sized AO systems RTC
  - Comprehensive assessment of existing technologies
  - Development of new custom solutions for comparison
  - Propose new development processes to reduce cost and increase maintainability
- Build a full featured RTC prototype at the largest scale possible
  - Technology down-selection from a number of criteria : performance, cost, compliance to standards, obsolescence, maintainability
  - State of the art system to be assessed in the llab, with a simulator











# **Objectives of Green Flash**

- Real-time HPC using accelerators and smart interconnects
  - (1.1) Prototype cluster : 1.5 TMAC/s, 250 Gb/s of streaming data, max. jitter of 100µs of 1 sec of operations based on COTS accelerators
  - (1.2) Develop COTS NIC solution based on FPGA (TCP/UDP through 10G Ethernet)
  - (1.3) Complement FPGA development tool (QuickPlay) ecosystem with data handling and computing blocks for smart interconnect strategy
  - (1.4) Assess performance of linear algebra (MVM, Cholesky facto.) on prototype cluster
- Energy efficient platform based on FPGA for HPC
  - (2.1) Prototype a main board, based on FPGA SoC (Arria 10), including PCIe Gen3 and 10G Ethernet
  - (2.2) Provide support for this board in QuickPlay, including smart interconnect features

Durham

- (2.3) Cluster such boards and assess performance in terms of energy efficiency and determinism on linear algebra + streaming data
- AO RTC prototyping and performance assessment
  - (3.1) Assemble a full functionality prototype for a scalable AO RTC targeting the MCAO system on E-ELT
  - (3.2) Implement a real-time simulator for performance assessment
  - (3.3) Fully characterize the AO RTC prototype performance under realistic conditions with simulator











#### Assessing new HPC concepts





# Green Addressing HPC roadmap to exascale



University

Laboratoire d'Études Spatiales et d'Instrumentation en Astrophysique



### Green Flash project

- Partners
  - 2 academic partners
    - LESIA, Observatoire de Paris, P.I. Damien G.
    - CfAI, University of Durham
  - 2 industrial partners
    - Microgate : Italian SME designing FPGA solutions for various applications (including astronomical AO)
    - PLDA: French SME developing FPGA solutions (mostly IP cores, world leader in PCIe IP)









### Green FPGA solution : µXcomp



#### Based on ARRIA 10AX115:

- 1518 DSP blocks
- 6.6MB int. RAM
- 96 XCVR

#### **Board features:**

- Optimized for heavy deterministic computation in floating-point
- Large Bandwidth between HMC and FPGA - 4 links 16 lanes/link up to 15Gbps/lane = 120GB/s bidirectional
- Extremely low jitter
- More power efficient compared to GPUs
- Offers a lot of different interfaces on board or via the FMC connector and extension cards









### Green FPGA solution : µXlink



#### ARRIA 10AS066 SoC:

- 1.5GHz ARM dual-core Cortex-A9 on-chip processor
- 1855 DSP blocks
- 5.2MB int. RAM
- max. 48 XCVR

#### **Board features:**

- ARM embedded processor for stand-alone real-time box
- Powerful PCIe root port because of ARM and OS
- Management of accelerator cards on the PCIe interface
- Running control software using a full OS (e.g. Linux)
- Easy implementation of different communication protocols
- Offers a lot of different interfaces on board or via the FMC connector and extension cards







# FPGA solutions: status

Green

Flash

The first prototype of the two FPGA boards, the  $\mu$ XComp board is manufactured and is currently under test. After the validation of the interfaces and the communication between FPGA and HMC some more boards of this type will be produced and made available to the team.



![](_page_17_Picture_3.jpeg)

![](_page_17_Picture_4.jpeg)

![](_page_17_Picture_5.jpeg)

![](_page_18_Picture_0.jpeg)

# Accelerators for real-time HPC

Assess various HW accelerator options on a real-time application

GPU : lead by OdP with contribution from UoD

Xeon Phi : lead by UoD

- FPGA : lead by UoD with contribution from OdP
- Assess performance of same hardware on complex data pipeline
  - Supervisor module for AO : lead by OdP
  - Criterion optimization and large matrix inversion

![](_page_18_Picture_9.jpeg)

![](_page_18_Picture_10.jpeg)

![](_page_18_Picture_11.jpeg)

![](_page_19_Picture_0.jpeg)

![](_page_19_Picture_1.jpeg)

![](_page_19_Picture_2.jpeg)

![](_page_19_Picture_3.jpeg)

![](_page_20_Picture_0.jpeg)

# Generic platform based on accelerators

One generic node architecture, two applications :

- Real-time memory bound linear algebra (AO linear control, a.k.a. real-time pipeline)
- High throughput compute bound linear algebra (AO supervisory tasks, a.k.a. supervisor)

For each application, nodes are interconnected into a cluster. For the full featured prototype, the two clusters are interconnected

![](_page_20_Figure_6.jpeg)

![](_page_21_Picture_0.jpeg)

#### RT data pipeline with GPUs

Prototype using latest generation GPU cluster

Observatoire - LESIA

![](_page_21_Figure_3.jpeg)

MICROGATE

**PD** 

![](_page_22_Picture_0.jpeg)

### System dimensioning

#### MCAO @ E-ELT scale

- POLC control scheme + LGS WFS : 2.5 TMAC/s with 250 Gb/s of streaming data
- Upper limit from instruments specification capture during PDR (actual first light instruments may require less)

	K20C	K40	K80	P100
B <sub>theo</sub>	208	288	240 (x2)	732
B <sub>no ECC</sub>	175	236	200	460
	(84%)	(82%)	(x2, 83%)	(62%)
B <sub>ECC</sub>	150	208	173	460
	(72%)	(72%)	(x2, 72%)	(62%)

bservatoire - LESIA

Laboratoire d'Études Spatiales et d'Instrumentation en Astrophy

Durham

#### Memory bandwidth

#### Number of GPUs required

ECC	K20C	K40	K80	P100
Off	12	9	6	5
On	14	10	6	5

![](_page_22_Picture_9.jpeg)

![](_page_22_Picture_10.jpeg)

![](_page_23_Picture_0.jpeg)

### Persistent kernel implementation

![](_page_23_Figure_2.jpeg)

![](_page_23_Picture_3.jpeg)

![](_page_23_Picture_4.jpeg)

![](_page_23_Picture_5.jpeg)

![](_page_24_Picture_0.jpeg)

### Multi-GPU prototype

![](_page_24_Figure_2.jpeg)

#### Green Persistent kernel implementation Flash 30 25 20 time (µs) 15 IO experimental 10 Sync experimental 5 0 Synchronize jitter Intercommunication jitter 1 2 4 number of GPUs RTC 1:4 device.s RTC 1:4 device.s device device 10\* 10 10 10 10 101 101 10 0.010 0.014 0.016 0.018 0.020 10 10 0.030 0.020 0.022 0.024 0.025 devic 0.025 0.016 0.018 0.024 0.026 0.028 0.030 Average : 15µs Jitter : 8.8µs Average : 24µs Jitter : 12µs Durham MICROGATE Observatoire - LESIA University

Laboratoire d'Études Spatiales et d'Instrumentation en Astrophysiqu

![](_page_26_Picture_0.jpeg)

#### Persistent kernel implementation

#### Strong scalability

#### Constant case with 10,048 slopes x 15,000 commands

![](_page_26_Figure_4.jpeg)

#### Histogram

#### Case with 10,048 slopes x 15,000 commands on 4 devices

Average : 0.45ms Jitter : 17µs

![](_page_26_Figure_8.jpeg)

![](_page_26_Picture_9.jpeg)

![](_page_27_Picture_0.jpeg)

#### Data acquisition

#### FPGA writes/reads directly to/from GPU memory Using only writes would be better though

![](_page_27_Figure_3.jpeg)

![](_page_27_Picture_4.jpeg)

![](_page_27_Picture_5.jpeg)

![](_page_28_Picture_0.jpeg)

### Data acquisition + persistent kernels

#### FPGA PLDA XPressG5 GPU Tesla C2070 OS Debian wheezy

#### Camera EVT HS-2000M 10GbE network

![](_page_28_Figure_4.jpeg)

MICROGATE

![](_page_28_Picture_5.jpeg)

![](_page_29_Picture_0.jpeg)

#### Data acquisition

#### FPGA writes/reads directly to/from GPU memory Using only writes would be better though

![](_page_29_Figure_3.jpeg)

![](_page_29_Picture_4.jpeg)

![](_page_29_Picture_5.jpeg)

![](_page_30_Picture_0.jpeg)

#### FPGA/GPU optimized sync.

![](_page_30_Figure_2.jpeg)

Little to no improvements, but CPU free for other kind of computations

Laboratoire d'Études Spatiales et d'Instrumentation en Astrophysique

![](_page_31_Picture_0.jpeg)

![](_page_31_Picture_1.jpeg)

![](_page_31_Picture_2.jpeg)

![](_page_31_Picture_3.jpeg)

![](_page_32_Picture_0.jpeg)

Supervisory module. Use the output data stream from RT pipeline to re-optimize the control matrix 2 stages : function optimization (gradient descent) and Choleski inversion : up to 100 TFLOP/s

![](_page_32_Picture_2.jpeg)

![](_page_32_Picture_3.jpeg)

![](_page_32_Picture_4.jpeg)

![](_page_33_Picture_0.jpeg)

### Loop supervision module

Mix of cost function optimization for parameters identification ("Learn" process) and linear algebra for reconstructor matrix computation ("apply" process)

![](_page_33_Figure_3.jpeg)

![](_page_34_Picture_0.jpeg)

### Loop supervision module

Parameters identification ("Learn" process) 200

- Fitting measurements covariance matrixon on a model including system and turbulence parameters
- Using a score function

$$F(x) = \sum_{k=1}^{N^2} [Cmm_k - f_k(x)]^2$$

- Levenberg-Marquardt algorithm for function optimization
- Exemple of turbulence profile reconstruction

bservatoire - LESIA

Laboratoire d'Études Spatiales et d'Instrumentation en Asi

• Dual stage process (5 layers + 40 layer

Durham

University

![](_page_34_Figure_9.jpeg)

![](_page_35_Picture_0.jpeg)

### Loop supervision module

Performance for parameters identification ("Learn" process) Multi-GPU process, including matrix generation and LM fit Time to solution for a matrix size of 86k :240s (4 minutes)

- first pass (5 layers) : 25s
- Second pass (40 layers) : 213s

![](_page_35_Figure_5.jpeg)


Performance for parameters identification ("Learn" process) Multi-GPU process, including matrix generation and LM fit Time to solution for a matrix size of 86k :

- first pass (5 layers) : 25sec
- Second pass (40 layers) : 213sec





Reconstructor matrix computation ("apply" process)

 Compute the tomographic reconstructor matrix using covarince matrix between "truth" sensor and other WFS and invert of measurements covariance matrix

 $R' = Ctm \cdot Cmm_f^{-1}$ 

- Can use various methods. "Brute" force : direct solver
- Standard Lapack routine : "posv" : mostly compute-bound, high level of scalability
- Highly portable code : explore various architectures by using standard vendor provided maths libraries





#### Performance for reconstructor matrix computation ("apply" process)

# Comparing last generation of GPU (NVIDIA P100) and last generation of Intel Xeon Phi (KNL)



8 GPUs together reach more than 21 TFLOP/s while a single KNL can only reach about 1.2 TFLOP/s in peak performance





#### Performance for reconstructor matrix computation ("apply" process)

# Comparing last generation of GPU (NVIDIA P100) and last generation of Intel Xeon Phi (KNL)



GPUs can deliver better peak perf. (saturation not reached, expect >2.5 or more) and the NVlink interconnect seems to perform very well





Performance for reconstructor matrix computation ("apply" process)

 Comparing last generation of GPU (NVIDIA P100) and last generation of Intel Xeon Phi (KNL)



 Record time-to-solution on DGX-1 : MAORY / HARMONI full scale (100k x 100k matrix) : 25sec to compute tomographic reconstructor









## RT pipeline with Xeon Phi

A many-core CPU (64-72 cores, depending on model)

A standard CPU - self hosted and self booting

Runs standard Linux, standard compiler tools

We currently use Centos

Not an accelerator (in accelerators work package for historical reasons)

Though an accelerator version will be made available

A key design decision (important for AO RTC): 16GB High bandwidth memory

320GB/s theoretical, xxx GB/s measured at Durham

Wide vectorisation unit: 16 floats operated on simultaneously in each core









#### RT pipeline with Xeon Phi







#### RT pipeline with Xeon Phi









# Green AO RTC concept











#### Green AO RTC concept : data streams















#### Green AO RTC concept : local / global interco.











#### Smart interconnect architecture





Laboratoire d'Études Spatiales et d'Instrumentation en Astrophysique





#### Smart interconnect concept

Eased devel.
process
using the
QuickPlay
tool from
PLDA





**5**107

MICROGATE





Durham





# **QuickPlay**<sup>™</sup>

# Introducing QuickPlay











**QuickPlay**<sup>\*\*</sup>

## QuickPlay



## FPGA Design with QuickPlay IDE



01/22/2016

#### MODEL

C/C++ functional modeling

#### **VERIFY & VALIDATE**

Desktop execution of system functional model

#### BUILD

Hardware implementation: HLS, Logic Synthesis, P&R

#### EXECUTE

FPGA based system hardware execution









1	1000	+ 112-1
1.5.5	COLUMN 2 TO T	And Distant
127	Al is much	1 1 1 1 1
100	George.	1.5
11	The second se	8 11.0
1 B	the second s	1000
-C. 18		
	Party and in	A COLUMN
- N	H.	





## QuickPlay



# QuickPlay<sup>\*\*</sup> Hardware Accelerator Abstraction Layer











#### Smart interconnect concept

• Link with high level API / application











#### Smart interconnect prototyping

- Single generic design / multiple target boards
  - ExpressK-US board (hosting a Kintex UltraScale from Xilinx)
  - ExpressGX V board (hosting a Stratix V from Altera)
  - µXlink board from microgate (hosting a Arria 10 board from Altera)





#### Green Smart interconnect concept

 Fake camera / fake DMC concept developed at LESIA













#### Smart interconnect prototyping













- Two primary modes of operation:
  - Simulation Rate Mode

On-sky Rate mode









End to End Simulation (EES) Data Generated by COMPASS Box COMPASS Data sent directly from GPU to FPGA GPU(s) 2. **QP FPGA** Data encapsulated as GVSP 3. **DM Commands** Timed GVSP Data Data sent to RTCS 4 DM commands received by COMPASS, providing feedback to 5. RTCS Box simulation









- COMPASS operates as fast as possible (~100s Hz at ELT scale)
  - Future goal is on-sky rate
- Data extracted from GPU by FPGA to avoid simulation slow down
- Can operate in closed loop and assess AO performance
- Can quickly change AO parameters











- Large WFS data set generated by COMPASS, encapsulated as GVSP 1. and stored
- 2. Data sent to 10G Ethernet at on-sky frame rate
- 3. Data packets intercepted by RTDS, and buffered
- Data sent out with deterministic timing 4. to RTCS box
- DM Commands received and saved in 5. data store for later analysis



















#### The COMPASS platform

#### SIMULATION PROCESS





User interface coded in Python for long tem maintenance

Main computations relies on GPU:

Green

Flash

- CArMA: C++ Api for Massively parallel Applications
- **SuTrA**: Simulation Tool for Adaptive optics
- Use optimized libraries such as CUBLAS, CUFFT, MAGMA...









#### Features

#### Wavefront Sensor models:

- Shack-Hartmann
- Pyramid
- Laser Guide Star





#### Centroiding methods:

- Center of gravity (cog)
- Thresholded cog
- Weighted cog
- Brightest pixels
- Correlation







- Least square
- Modal optimization
- Minimum variance
- CuReD
- Projection





#### E-ELT:

- Hexagonal pupil
- Spiders
- Phase aberration
- M4 influence functions







#### **Real-time simulator**

- Using COMPASS for E2E should provide a scalable solution over the long term
  - Execution times from F. Ferreira





#### **COMPASS** performance





#### Green Flash ecosystem

- FPGA development environment
  - Using Quick Play
- Middleware
  - Solutions studied at UoD
- Software and libraries
  - Solutions studied at OdP
- Try to rely on standards as much as possible























- > 3 Middleware domains:
  - Control
  - Telemetry

oservatoire — LESIA

Laboratoire d'Études Spatiales et d'Instrumentation en Astrophysig

- Low-latency pipeline
- Closely related to design abstraction







- Interfaces abstracted from core logic
- Module internal interfaces independent of middleware
- Middleware dependencies in separate components





Durham







- Evaluations in progress
- Control:
  - DDS, ICE
- Telemetry

- DDS, ZeroMQ/Google protocol buffers
- Real-time pipeline
  - ZeroMQ, MPI



Durham






01/22/2016

#### Middleware : ZeroMQ









01/22/2016

#### Middleware : MPI

Mean latency vs. message size







01/22/2016

### Middleware : conclusions

- ZeroMQ: unsuitable for real-time pipeline
  - Excessive latency: > 3 x budget, probably owing to internal buffering and message aggregation
- MPI: latency and jitter adequate
  - ~ 5% of latency budget, for small messages
  - Hence, limited number of network hops allowed
  - Hence, some constraints on implementations using MPI









#### Task 7.3 : algorithms and libraries

Definition of various algorithms and libs used in different sub-systems

- » RT data pipeline : compare custom code and standard libs
- » Supervisor : only based on standard libs
- Use of accelerators / distributed memory systems portability is key to mitigate obsolescence risk use vendor-based (possibly proprietary) core libs for performance









# SW / MW stack

- Under development in Paris & Durham
- Run a standard HPC ecosystem on the prototype boards and clusters
- Performance assessed w/r AO application (mainly linear algebra)

bservatoire - LESIA

d'Études Spatiales et d'Instrumentation en Astroph











## HW landscape

Observatoire - LESIA

Laboratoire d'Études Spatiales et d'Instrumentation en Astrophysiqu

## Intel KNL



#### Nvidia GPUs



#### **IBM Power 8**





# Green Unified framework

Supervisor module : compute bound, most demanding stack

### Based on the Chameleon library

- Tile algorithms
- Sequential task-based programming model
- Dynamic runtime systems: StarPU, Quark, OpenMP, PaRSEC

Oblivious to the underlying hardware









# Unified framework

#### Performance for reconstructor matrix computation ("apply" process)

# Direct comparing between last generation of GPU (NVIDIA P100) and last generation of Intel Xeon Phi (KNL). **Same SW stack**







Project on track

- PDR occurred in Jan. 2016 with feedback from community
- Prototyping activities have started with preliminary results (see per WP presentation)
- Prototyping mid-term review scheduled on Feb. 1rst 2017

#### **Collaborations initiated**

- Good feedback from the community on different aspects (HPC + instrumentation)
- Evaluate the convergence and minimize additional effort

#### More work needed on dissemination

- Populating public website
- Contributions to international conference and publications

Already enhancing the readiness level of commercial solutions

- Contribution to QuickPlay development
- Design of an innovative FPGA board (see Roberto's presentation)





CROGATE

